

Application No. 10/771,023

MXIC 1564-1
(P920205US)

In the claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Amendment
NOT
Entered
6/8/06 E/W
DO NOT ENTER

- 1 1. (previously presented) An integrated circuit, comprising:
2 an array of memory cells, the array configured as a NAND array in a plurality of
3 columns and rows of memory cells, the columns comprising one or more sets of memory cells in
4 series coupled to a bit line, and the rows comprising sets of memory cells having their respective
5 gate terminals coupled to a word line, memory cells in the array respectively comprising a gate
6 terminal, a first channel terminal, a second channel terminal and a channel region between the
7 first and second channel terminals, a charge trapping structure over the channel region, a
8 tunneling dielectric between the channel region and the charge trapping structure, and a blocking
9 dielectric between the charge trapping structure and the gate terminal;
10 circuitry to program the memory cells in the array by E-field assisted tunneling through
11 the tunneling dielectric by applying a positive voltage to the gate terminal and a low voltage or
12 ground to the first and second channel terminals, while limiting program and erase cycling; and
13 circuitry to read data from the memory cells.
- 1 2. (original) The integrated circuit of claim 1, wherein the tunneling dielectric has a barrier
2 height and thickness sufficient to prevent direct tunneling.
- 1 3. (original) The integrated circuit of claim 1, wherein the tunneling dielectric has a silicon-
2 dioxide equivalent thickness between about 30 Angstroms and about 70 Angstroms.
- 1 4. (original) The integrated circuit of claim 1, wherein the tunneling dielectric comprises silicon
2 dioxide, and has a thickness greater than 30 Angstroms.
- 1 5. (original) The integrated circuit of claim 1, wherein the tunneling dielectric comprises silicon
2 dioxide, and has a thickness between about 30 Angstroms and about 70 Angstroms.
- 1 6. (original) The integrated circuit of claim 1, wherein the positive voltage is about 15 Volts or
2 greater.